Home | History | Annotate | Download | only in e1000g
      1 /*
      2  * This file is provided under a CDDLv1 license.  When using or
      3  * redistributing this file, you may do so under this license.
      4  * In redistributing this file this license must be included
      5  * and no other modification of this header file is permitted.
      6  *
      7  * CDDL LICENSE SUMMARY
      8  *
      9  * Copyright(c) 1999 - 2009 Intel Corporation. All rights reserved.
     10  *
     11  * The contents of this file are subject to the terms of Version
     12  * 1.0 of the Common Development and Distribution License (the "License").
     13  *
     14  * You should have received a copy of the License with this software.
     15  * You can obtain a copy of the License at
     16  *	http://www.opensolaris.org/os/licensing.
     17  * See the License for the specific language governing permissions
     18  * and limitations under the License.
     19  */
     20 
     21 /*
     22  * Copyright 2009 Sun Microsystems, Inc.  All rights reserved.
     23  * Use is subject to license terms of the CDDLv1.
     24  */
     25 
     26 /*
     27  * IntelVersion: 1.18 v3-1-10-1_2009-9-18_Release14-6
     28  */
     29 #ifndef _E1000_MANAGE_H_
     30 #define	_E1000_MANAGE_H_
     31 
     32 #ifdef __cplusplus
     33 extern "C" {
     34 #endif
     35 
     36 bool e1000_check_mng_mode_generic(struct e1000_hw *hw);
     37 bool e1000_enable_tx_pkt_filtering_generic(struct e1000_hw *hw);
     38 s32 e1000_mng_enable_host_if_generic(struct e1000_hw *hw);
     39 s32 e1000_mng_host_if_write_generic(struct e1000_hw *hw, u8 *buffer,
     40     u16 length, u16 offset, u8 *sum);
     41 s32 e1000_mng_write_cmd_header_generic(struct e1000_hw *hw,
     42     struct e1000_host_mng_command_header *hdr);
     43 s32 e1000_mng_write_dhcp_info_generic(struct e1000_hw *hw,
     44     u8 *buffer, u16 length);
     45 bool e1000_enable_mng_pass_thru(struct e1000_hw *hw);
     46 
     47 enum e1000_mng_mode {
     48 	e1000_mng_mode_none = 0,
     49 	e1000_mng_mode_asf,
     50 	e1000_mng_mode_pt,
     51 	e1000_mng_mode_ipmi,
     52 	e1000_mng_mode_host_if_only
     53 };
     54 
     55 #define	E1000_FACTPS_MNGCG	0x20000000
     56 
     57 #define	E1000_FWSM_MODE_MASK	0xE
     58 #define	E1000_FWSM_MODE_SHIFT	1
     59 
     60 #define	E1000_MNG_IAMT_MODE			0x3
     61 #define	E1000_MNG_DHCP_COOKIE_LENGTH		0x10
     62 #define	E1000_MNG_DHCP_COOKIE_OFFSET		0x6F0
     63 #define	E1000_MNG_DHCP_COMMAND_TIMEOUT		10
     64 #define	E1000_MNG_DHCP_TX_PAYLOAD_CMD		64
     65 #define	E1000_MNG_DHCP_COOKIE_STATUS_PARSING	0x1
     66 #define	E1000_MNG_DHCP_COOKIE_STATUS_VLAN	0x2
     67 
     68 #define	E1000_VFTA_ENTRY_SHIFT		5
     69 #define	E1000_VFTA_ENTRY_MASK		0x7F
     70 #define	E1000_VFTA_ENTRY_BIT_SHIFT_MASK	0x1F
     71 
     72 #define	E1000_HI_MAX_BLOCK_BYTE_LENGTH	1792	/* Num of bytes in range */
     73 #define	E1000_HI_MAX_BLOCK_DWORD_LENGTH	448	/* Num of dwords in range */
     74 #define	E1000_HI_COMMAND_TIMEOUT	500	/* Process HI command limit */
     75 
     76 #define	E1000_HICR_EN			0x01	/* Enable bit - RO */
     77 /* Driver sets this bit when done to put command in RAM */
     78 #define	E1000_HICR_C			0x02
     79 #define	E1000_HICR_SV			0x04	/* Status Validity */
     80 #define	E1000_HICR_FW_RESET_ENABLE	0x40
     81 #define	E1000_HICR_FW_RESET		0x80
     82 
     83 /* Intel(R) Active Management Technology signature */
     84 #define	E1000_IAMT_SIGNATURE	0x544D4149
     85 
     86 #ifdef __cplusplus
     87 }
     88 #endif
     89 
     90 #endif	/* _E1000_MANAGE_H_ */
     91