HomeSort by relevance Sort by last modified time
    Searched refs:T2 (Results 1 - 16 of 16) sorted by null

  /onnv/onnv-gate/usr/src/common/openssl/crypto/md5/asm/
md5-sparcv9.S 48 #define T2 %o5
128 sethi %hi(0xd76aa478),T2
130 or T2,%lo(0xd76aa478),T2 !=
134 add T1,T2,T1 !=
136 sll A,7,T2
138 or A,T2,A !=
142 sethi %hi(0xe8c7b756),T2
144 or T2,%lo(0xe8c7b756),T2
    [all...]
  /onnv/onnv-gate/usr/src/pkgdefs/SUNWust2.v/
prototype_com 52 f none platform/sun4v/kernel/cpu/sparcv9/SUNW,UltraSPARC-T2 755 root sys
53 f none platform/sun4v/kernel/cpu/sparcv9/SUNW,UltraSPARC-T2+ 755 root sys
56 f none platform/sun4v/kernel/pcbe/sparcv9/pcbe.SUNW,UltraSPARC-T2 755 root sys
57 f none platform/sun4v/kernel/pcbe/sparcv9/pcbe.SUNW,UltraSPARC-T2+ 755 root sys
  /onnv/onnv-gate/usr/src/cmd/fm/dicts/
SUN4V.dict 43 fault.cpu.ultraSPARC-T2.ireg=15
44 fault.cpu.ultraSPARC-T2.freg=16
45 fault.cpu.ultraSPARC-T2.misc_reg=17
46 fault.cpu.ultraSPARC-T2.itlb=18
47 fault.cpu.ultraSPARC-T2.dtlb=19
48 fault.cpu.ultraSPARC-T2.icache=20
49 fault.cpu.ultraSPARC-T2.dcache=21
50 fault.cpu.ultraSPARC-T2.mau=22
51 fault.cpu.ultraSPARC-T2.l2data-c=23
52 fault.cpu.ultraSPARC-T2.l2cachetag=2
    [all...]
  /onnv/onnv-gate/usr/src/uts/sun4v/niagara2_pcbe/
Makefile 27 # This Makefile builds the UltraSPARC-T2 Performance Counter BackEnd (PCBE).
35 MODULE = pcbe.SUNW,UltraSPARC-T2
  /onnv/onnv-gate/usr/src/uts/sun4v/vfalls_pcbe/
Makefile 27 # This Makefile builds the UltraSPARC-T2+ Performance Counter BackEnd (PCBE).
35 MODULE = pcbe.SUNW,UltraSPARC-T2+
  /onnv/onnv-gate/usr/src/grub/grub-0.97/stage2/
zfs_sha256.c 74 uint32_t a, b, c, d, e, f, g, h, t, T1, T2, W[64];
88 T2 = SIGMA0(a) + Maj(a, b, c);
90 d = c; c = b; b = a; a = T1 + T2;
  /onnv/onnv-gate/usr/src/uts/common/fs/zfs/
sha256.c 75 uint32_t a, b, c, d, e, f, g, h, t, T1, T2, W[64];
89 T2 = SIGMA0(a) + Maj(a, b, c);
91 d = c; c = b; b = a; a = T1 + T2;
  /onnv/onnv-gate/usr/src/uts/sun4v/niagara2/
Makefile 28 # This makefile drives the production of the UltraSPARC-T2 cpu module.
41 MODULE = SUNW,UltraSPARC-T2
  /onnv/onnv-gate/usr/src/uts/sun4v/vfalls/
Makefile 28 # This makefile drives the production of the UltraSPARC-T2+ cpu module.
41 MODULE = SUNW,UltraSPARC-T2+
  /onnv/onnv-gate/usr/src/common/openssl/crypto/sha/
sha256.c 160 unsigned MD32_REG_T a,b,c,d,e,f,g,h,s0,s1,T1,T2;
178 T2 = Sigma0(a) + Maj(a,b,c);
180 d = c; c = b; b = a; a = T1 + T2;
193 T2 = Sigma0(a) + Maj(a,b,c);
195 d = c; c = b; b = a; a = T1 + T2;
206 T2 = Sigma0(a) + Maj(a,b,c);
208 d = c; c = b; b = a; a = T1 + T2;
sha512.c 363 SHA_LONG64 a,b,c,d,e,f,g,h,s0,s1,T1,T2;
384 T2 = Sigma0(a) + Maj(a,b,c);
386 d = c; c = b; b = a; a = T1 + T2;
396 T2 = Sigma0(a) + Maj(a,b,c);
398 d = c; c = b; b = a; a = T1 + T2;
  /onnv/onnv-gate/usr/src/lib/libsum/common/
sum-sha2.c 570 sha2_word32 T1, T2, *W256;
596 T2 = Sigma0_256(a) + Maj(a, b, c);
604 a = T1 + T2;
619 T2 = Sigma0_256(a) + Maj(a, b, c);
627 a = T1 + T2;
643 a = b = c = d = e = f = g = h = T1 = T2 = 0;
935 sha2_word64 T1, T2, *W512 = (sha2_word64*)sha->buffer;
959 T2 = Sigma0_512(a) + Maj(a, b, c);
967 a = T1 + T2;
982 T2 = Sigma0_512(a) + Maj(a, b, c)
    [all...]
  /onnv/onnv-gate/usr/src/common/crypto/sha2/
sha2.c 107 T2 = BIGSIGMA0_256(a) + Maj(a, b, c); \
108 h = T1 + T2
118 T2 = BIGSIGMA0(a) + Maj(a, b, c); \
119 h = T1 + T2
167 uint32_t T1, T2;
377 uint64_t T1, T2;
  /onnv/onnv-gate/usr/src/cmd/perl/5.8.4/distrib/lib/
Benchmark.pm 166 =item timediff ( T1, T2 )
275 =item timesum ( T1, T2 )
  /onnv/onnv-gate/usr/src/cmd/hwdata/
pci.ids 580 4154 RV350 AT [FireGL T2]
581 4155 RV350 AU [FireGL T2]
582 4156 RV350 AV [FireGL T2]
583 4157 RV350 AW [FireGL T2]
950 4e54 M10 NT [FireGL Mobility T2]
    [all...]
usb.ids     [all...]

Completed in 2520 milliseconds